1 -A self-boost charge pump topology is presented for a floating high-side gate drive power supply that features high voltage and current capabilities for use in Integrated Power Electronic Modules (IPEMs). The transformerless topology uses a small capacitor to transfer energy to the high-side switch from a single power supply referred to the negative rail. Unlike conventional bootstrap power supplies, no switching of the main phase-leg switches is required to provide power continuously to the high-side gate drive, even if the high-side switch is permanently on. Additional advantages include a low parts count and simple control requirements. A piecewise linear model of the self-boost charge pump is derived and the circuit's operating characteristics are analyzed.
I. INTRODUCTION

A. Background
Bootstrap circuits are widely used in bridge inverters to provide the floating power supply for high-side switch gate drives [1] . They are often preferred over high-frequency transformer circuits due to their simplicity and basic compatibility with integrated circuit implementation, making them well suited for achieving low cost and high reliability.
However, the bootstrap technique imposes significant limitations due to its periodic charging time requirements that can interfere with the desired gate drive operation under some important operating conditions [1] . In particular, the high-side gate drive can become starved of energy if the inverter switching algorithm calls for either switch to be on for long intervals. Under such circumstances, the main phase-leg switch may be forced to perform a brief switching cycle in order to refresh the depleted capacitor charge for the high-side gate drive.
One approach that has been proposed to overcome these problems uses an auxiliary charge pump [2] [3] [4] . This technique can provide the needed power for a high-side gate drive without interfering with the desired phase-leg switching sequence. However, it is not widely used due to its higher complexity and its requirements for high-voltage level shifting to supply control signals to the auxiliary switches. 1 This work was supported primarily by the ERC Program of National Science Foundation under Award Number EEC-9731677. Another technique has been described in the literature [5] [6] that applies charge pump techniques to deliver power to a floating high-side power supply. It has a simple topology and overcomes the limitation of conventional bootstrap high-side power supplies by transferring charge even when the upper switch is permanently on. However, this technique suffers in high current applications from high power losses in the charge pump oscillator and high voltage ripple due to large voltage surges caused by switching of the main phase-leg switches. These disadvantages limit this technique to gate drive applications with low current supply requirements.
A new charge pump topology is presented in this paper for floating high-side gate drive power supplies that avoid the problems of existing techniques while retaining the advantages of simplicity and compatibility with integrated circuit implementation. This topology, shown in Fig. 1 with a standard inverter phase leg, uses a modified charge-pump circuit to deliver power from the low side to the high side.
B. Operating Principles
The operation of this new charge-pump circuit can be divided into the following three modes: Charging, Boost, and Pumping modes. Each mode will be described individually assuming that the upper phase-leg switch is on. Under these conditions, the potential of the output node is nearly V DC . For convenience, the negative rail is considered to be ground potential in the following description. Charging Mode (Fig. 2) The boost capacitor C L in Fig. 1 Boost Mode (Fig. 3) When S 1 turns off, the voltage V L on the boost capacitor C L starts to charge the gate capacitance of S 2 , C GATE , through R 3 . Assuming that C L is much bigger than C GATE , the decrease in the C L voltage V L is negligible. The value of R 3 determines the turn-on time of S 2 , but does affect the magnitude of the final S 2 gate voltage. Once C GATE is charged, there is no additional current flow or loss in R 3.
The voltage at the negative (lower) terminal of C L rises from ground level to V DC (the output node voltage) as switch S 1 turns off and the drain-source voltage of S 2 decreases as shown in Fig.3 .
Pumping Mode (Fig. 4) After S 2 fully turns on, the charge in the boost capacitor C L is transferred to the high-side capacitor C H that serves as the local supply for the high-side switch gate. This pumping mode ends when S 1 is turned on again by the external control. Continuous switching of S 1 insures that gate drive charge is available at all times to the high-side switch without any interference with the desired phase-leg switching sequence.
C. Paper Organization
Models for each of the three modes are analyzed in Section II using linearized diode and MOSFET models that include the effects of load current. For high voltage applications, the voltage drops caused by the internal resistances of the diodes and MOSFETs become progressively more significant as their current levels increase. Steady-state operation is also analyzed, illuminating the effects of important parameters including frequency, duty cycle, delay times, and switching times. Following this analysis, simulation and experimental results are presented in Section III to verify the model and to demonstrate the circuit's operating characteristics. Figure 5 shows the voltage-current characteristics of a common piecewise-linear model for diodes and on-state MOSFETs that will be used in this simplified analysis. The V-I characteristics of the diode can be defined by two parameters -the voltage drop V D and the on-state resistance r d .
II. CHARGE PUMP CIRCUIT ANALYSIS
As note above, a Schottky diode is a good choice for D 3 in order to minimize its forward voltage drop. The Schottky diode forward voltage is typically 0.1~0.2V, while the comparable voltage for a standard silicon junction diode is 0.7V.
The MOSFET will be modeled as a simple resistor r ds after it turns on as shown in Fig. 5 . The reverse leakage current of the MOSFET and diode are ignored in this analysis. IGBTs could be used instead of MOSFETs for a high-voltage application (>600V), but the forward voltage drop of an IGBT is typically higher than that of a MOSFET for low current conditions. Figure 6 . Self-boost charge pump waveforms during initial start-up operation each of the three operating modes using equivalent circuits. The value of V H (t) under steady-state conditions will also be calculated as a function of the boost time t 21 to illustrate the control principles for the new charge-pump circuit.
A. Charging Mode Equivalent Circuit and Analysis
During the charging mode, switch S 1 is on and switch S 2 is in its off state. The boost capacitor C L is charged through D 1 , D 3 and S 1 . The equivalent circuit for the charging mode is shown in Fig. 7 
It is worth noting that the same voltage V L,MAX (plus the D 3 diode drop) appears across resistor R 3 during the charging mode, resulting in power dissipation in R 3 during this interval.
B. Boost Mode Equivalent Circuit and Analysis
During the boost mode, S 1 turns off, D 3 transitions to its off-state, and the gate capacitance of S 2 is charged so S 2 begins to turn on. Figure 8 
where C GATE is the total gate capacitance of S 2 .
The voltage on both C L and C GATE following completion of
It is evident in equation (3) that if C L is much bigger than C GATE , the voltage decrease of C L compared to its initial value V L (0) is negligible, and the value of R 3 does not affect the final voltage value.
The gate drive circuit is modeled by a constant load current I L that flows at all times. The floating high-side capacitor C H is discharged by this load current I L during both the charging and boost modes. Thus, the equation for the high-side capacitor voltage V H during the boost mode can be expressed simply as follows: 
C. Pumping Mode Equivalent Circuit and Analysis
The pumping mode begins when S 2 fully turns on while S 1 remains off. The equivalent circuit for this pumping mode is shown in Fig. 9 , where the equivalent resistance R EQ2 consists of the series combination of the equivalent resistances of diode D 2 (r d2 )and switch S 2 (r ds2 ). The high-side capacitor voltage V H can be derived as follows:
where
The second term in equation (5) represents the gate charge transferred from the low-side supply. The third and fourth terms represent the voltage drops due to the equivalent resistor and the gate drive load current, respectively.
D. V H under Steady-State Conditions
Under steady-state conditions, the maximum and minimum voltage levels of V H and V L remain constant. Applying the steady-state constraints, the minimum value of the high-side capacitor voltage during steady-state conditions V H,MIN can be calculated as follows:
and δ 1 and δ 2 are duty cycle variables defined in Fig. 6 . In equation (6) , the second term represents the ripple voltage amplitude ∆V H so that this equation can be rewritten as follows:
In order to reduce the ripple voltage amplitude, either the value of the high-side capacitance C H must be increased or a higher frequency f is required. However, the switching losses in switches S 1 and S 2 make it undesirable to raise the frequency too high. Reducing the duty cycle interval δ 2 makes it possible to transfer more charge from the low to high sides which helps to reduce the ripple voltage amplitude. However, it is important to recognize that reducing δ 2 corresponds to reducing the value of resistor R 3 which causes higher power dissipation in R 3 during the charging mode. 
E. Calculation of Boost Time t 21
As the operating frequency f increases, the effect of the boost time t 21 (see Fig. 6 ) on the output voltage is more significant because the ratio of charging to discharging time decreases if t 21 is fixed in value. It should be noted that t 21 is determined by the boost-mode time constant τ Boost defined in equation (2). It does not change as the frequency is varied for a given switch S 2 and a given value of R 3 , making t 21 a key parameter under higher frequency conditions. Closer examination reveals that the time interval t 21 can be separated into two subintervals consisting of a delay time t D and fall time t F , representing the typical turn-on switching characteristics of S 2 as shown in Fig. 10 . During t D , the gate node is charged up to the threshold voltage V TH . At that point, the drain current starts to flow in S 2 . V DS falls during t F while the gate-source voltage V GS remains nearly constant at V TH due to the Miller effect.
The intervals t D and t F can be calculated using the circuit and switch model parameters as follows [7] : 
C GD = Device gate-drain capacitance [F] C GS = Device gate-source capacitance [F] 
F. Circuit Modifications for Bipolar Gate Voltages
Negative gate bias is widely used in high-power phase-leg applications in order to prevent dangerous retriggering problems. The zener diode D Z1 should be selected with a clamping voltage V DZ1 that is less than V EE in order to maintain a stable negative bias voltage source for the high-side switch under all operating conditions. If the clamping voltage V DZ1 is higher than V EE , the negative-bias gate voltage for the high-side switch will drop to the lower voltage V EE when the low-side switch is on. This occurs because the Com terminal in Fig. 11 falls to nearly ground (i.e., negative rail) potential when the low-side switch is on.
Using equation (7), the negative-bias voltage V N and the maximum positive-bias voltage V P,MAX under steady-state conditions can be obtained as follows:
III. SIMULATION AND EXPERIMENTAL RESULTS
Simulations and experimental tests were carried out to verify the operation of the self-boost charge pump circuit. Figure 12 shows the test circuit that was used for the laboratory tests. The simulations have been carried out using PSPICE with the same test circuit. The devices used for the switches S 1 and S 2 are both the same MOSFET type BUZ50B manufactured by Infineon and rated at 1000V and 3A. Diode types 1N4007 and 1N5818 were selected for the high-voltage diode D 2 and the low-voltage Schottky diode D 3 , respectively. The reverse blocking voltage of the 1N4007 diode is 1000V, the same as the MOSFET voltage rating.
The test conditions used for both the experimental tests and the simulations are as follows:
The value of R o was set to 600Ω to adjust the load current to approximately 28mA for a V H value of 17V. This resistor represents an average load of 476mW imposed by the high-side switch gating. For reference, this power level would be sufficient for use with commercially-available gate drive ICs to drive a 1200V IGBT with a 100A current rating at frequencies in the 10 to 20 kHz range [8] .
From equation (7), the maximum high-side capacitor voltage can be calculated to be The value of the S 1 turn-on interval t 21 can be measured directly from the experimental waveforms in Fig. 13 to be approximately 20 µs. Even though the duty cycle of V PULSE (i.e., δ 1 ) is set at 50%, the actual duty cycle of the C H charging interval (=1−δ 1 −δ 2 ) is approximately 40%, meaning that the t 21 turn-on interval reduces the charging duty cycle by approximately 10% (i.e., δ 2 =0.1). Reducing the value of δ 1 will cause the ripple voltage amplitude ∆V H to decrease, but the penalty of higher losses in resistor R 3 must be considered as discussed previously in Section II.
IV. CONCLUSION This paper has described a new self-boost charge pump topology for a floating high-side gate drive power supply. This new power supply circuit provides the following attractive features compared to conventional techniques:
• Robust gate drive power availability for high-side switch that eliminates phase-leg refresh switching requirements even if high-side switch is permanently on
• High steady-state current supply capability for highperformance gate drives
• Configurable to provide bipolar gate source voltages for high-side switch
• Simple charge-pump configuration requiring no highfrequency magnetic components
• Compatible with integrated circuit implementation A model for each circuit mode has been derived using piecewise-linear device models. Taken together, these models provide useful predictions of both steady-state and transient operating characteristics, as well as valuable insights regarding design considerations. Both simulation and experimental results have been presented to confirm the promising operating characteristics of the self-boost charge pump circuit.
